Implementation of a Power Hardware In-The-Loop Platform Using the Damping Impedance Method

Simple item page
dc.contributor.authorChaparro Pérez, Felipe Antonio
dc.contributor.authorPereda Torres, Javier Eduardo
dc.date.accessioned2022-05-16T13:00:27Z
dc.date.available2022-05-16T13:00:27Z
dc.date.issued2020
dc.description.abstractThis paper presents the practical implementation of a PHIL simulation platform using the damping impedance method. To be successful this requires the identification of the impedance of the hardware under test. We use an identification strategy based on spectral analysis, to obtain a non-parametric identification of the HUT's impedance, followed by a fitting routine that obtains a parametric representation of it. The PHIL platform is then simulated to test the identification routine with passive and active HUTs. Implementation of the PHIL platform is done in a multi-core real-time target, allowing for the electrical simulation and identification routine to run in parallel, on the same device. Experimental verification of the simulated scenarios is performed. A fundamental difference between the identification of passive and active HUTs is found and strategies on how to cope with it are proposed and implemented. Finally, recommendations are given about the realisation of further PHIL simulations with the platform.
dc.fechaingreso.objetodigital2025-03-13
dc.fuente.origenIEEE
dc.identifier.doi10.1109/PEDG48541.2020.9244348
dc.identifier.eisbn9781728169903
dc.identifier.eissn2329-5767
dc.identifier.isbn9781728169910
dc.identifier.issn2329-5759
dc.identifier.urihttps://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=9244348
dc.identifier.urihttps://doi.org/10.1109/PEDG48541.2020.9244348
dc.identifier.urihttps://repositorio.uc.cl/handle/11534/63922
dc.identifier.wosidWOS:000851397200030
dc.information.autorucEscuela de ingeniería ; Chaparro Pérez, Felipe Antonio ; S/I ; 222967
dc.information.autorucEscuela de ingeniería ; Pereda Torres, Javier Eduardo ; S/I ; 131481
dc.language.isoen
dc.nota.accesocontenido parcial
dc.pagina.final180
dc.pagina.inicio175
dc.publisherIEEE
dc.relation.ispartofIEEE International Symposium on Power Electronics for Distributed Generation Systems (PEDG) (11° : 2020 : Dubrovnik, Croacia)
dc.rightsacceso restringido
dc.subjectDamping
dc.subjectImpedance measurement
dc.subjectHardware
dc.subjectReal-time systems
dc.subjectImpedance
dc.subjectObject recognition
dc.subjectSpectral analysis
dc.subject.ods07 Affordable and clean energy
dc.subject.odspa07 Energía asequible y no contaminante
dc.titleImplementation of a Power Hardware In-The-Loop Platform Using the Damping Impedance Methodes_ES
dc.typecomunicación de congreso
sipa.codpersvinculados222967
sipa.codpersvinculados131481
Files
Original bundle
Now showing 1 - 1 of 1
Thumbnail Image
Name:
Implementation of a Power Hardware In-The-Loop Platform Using the Damping Impedance Method.pdf
Size:
9.63 KB
Format:
Adobe Portable Document Format
Description:
Download
Collections
Artículos de conferencia